CHOI Jang Hyeon (1155077214)

Supervisors: Professors JIA Jiaya and YU Bei

Mentor: Mr. QI Sun


CSE Department


Term 2, 2020-21

March 29th, 2021

FYP Progress Report: Week 12

To recap, the goals of this research project is to: 1. automate the memory layout optimization, and 2. Accelerate the configuration exploration process. The memory layout can be automatically optimized by combining the configurations for both NCHW and NHWC into one and then tune them together. To achieve this, I have investigated which variables should be dealt with in what function or Python file; the module and the parameters returned by resnet cannot be combined before extracting tasks according to them because the module is an IR Function class, so I had to proceed to lower-levels of the code.





With advice from my mentor, concatenating the tensor values for both layouts would be the most appropriate approach, which will ultimately enlarge the configuration space.

I have also thought of accelerating the configuration space by providing different tiling factors specific to the hardware, but the code is so hard-coded that additional modifications needs to be made. For instance, if I increased the number of axes to 8 in tile\_f, then additional thread axes need to be added as well other than bf, vf, tf, and fi:

